Technical documents
Specifications
Brand
NexperiaLogic Family
LVC
Logic Function
Buffer
Number of Channels
2
Schmitt Trigger Input
Yes
Input Type
Schmitt Trigger
Output Type
Single Ended
Polarity
Non-Inverting
Mounting Type
Surface Mount
Package Type
SC-88
Pin Count
6
Maximum High Level Output Current
-32mA
Maximum Low Level Output Current
32mA
Maximum Propagation Delay Time @ Maximum CL
13.1ns
Maximum Operating Supply Voltage
5.5 V
Dimensions
2.2 x 1.35 x 1mm
Minimum Operating Temperature
-40 °C
Maximum Operating Temperature
+125 °C
Length
2.2mm
Height
1mm
Width
1.35mm
Minimum Operating Supply Voltage
1.65 V
Product details
74LVC Family Inverters & Buffers
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS
74LVC Family
Stock information temporarily unavailable.
Please check again later.
₪ 1.804
Each (In a Pack of 40) (ex VAT)
₪ 2.111
Each (In a Pack of 40) (inc. VAT)
Standard
40
₪ 1.804
Each (In a Pack of 40) (ex VAT)
₪ 2.111
Each (In a Pack of 40) (inc. VAT)
Standard
40
Buy in bulk
quantity | Unit price | Per Pack |
---|---|---|
40 - 40 | ₪ 1.804 | ₪ 72.16 |
80 - 160 | ₪ 1.734 | ₪ 69.36 |
200 - 360 | ₪ 0.769 | ₪ 30.76 |
400 - 760 | ₪ 0.727 | ₪ 29.09 |
800+ | ₪ 0.713 | ₪ 28.53 |
Technical documents
Specifications
Brand
NexperiaLogic Family
LVC
Logic Function
Buffer
Number of Channels
2
Schmitt Trigger Input
Yes
Input Type
Schmitt Trigger
Output Type
Single Ended
Polarity
Non-Inverting
Mounting Type
Surface Mount
Package Type
SC-88
Pin Count
6
Maximum High Level Output Current
-32mA
Maximum Low Level Output Current
32mA
Maximum Propagation Delay Time @ Maximum CL
13.1ns
Maximum Operating Supply Voltage
5.5 V
Dimensions
2.2 x 1.35 x 1mm
Minimum Operating Temperature
-40 °C
Maximum Operating Temperature
+125 °C
Length
2.2mm
Height
1mm
Width
1.35mm
Minimum Operating Supply Voltage
1.65 V
Product details
74LVC Family Inverters & Buffers
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS