Nexperia 74LVC11PW,112, Dual 3-Input AND Logic Gate, 14-Pin TSSOP
Technical documents
Specifications
Brand
NexperiaLogic Function
AND
Mounting Type
Surface Mount
Number Of Elements
2
Number of Inputs per Gate
3
Schmitt Trigger Input
No
Package Type
TSSOP
Pin Count
14
Logic Family
LVC
Maximum Operating Supply Voltage
3.6 V
Maximum High Level Output Current
-24mA
Maximum Propagation Delay Time @ Maximum CL
7.2 ns @ 50 pF
Minimum Operating Supply Voltage
1.65 V
Maximum Low Level Output Current
24mA
Height
0.95mm
Width
4.5mm
Minimum Operating Temperature
-40 °C
Dimensions
5.1 x 4.5 x 0.95mm
Maximum Operating Temperature
+125 °C
Output Type
Single Ended
Propagation Delay Test Condition
50pF
Length
5.1mm
Country of Origin
Thailand
Product details
74LVC Family Logic Gates
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS
74LVC Family
Ideate. Create. Collaborate
JOIN FOR FREE
No hidden fees!
- Download and use our DesignSpark software for your PCB and 3D Mechanical designs
- View and contribute website content and forums
- Download 3D Models, Schematics and Footprints from more than a million products
₪ 2,016.00
₪ 0.84 Each (On a Reel of 2400) (ex VAT)
₪ 2,358.72
₪ 0.983 Each (On a Reel of 2400) (inc. VAT)
2400
₪ 2,016.00
₪ 0.84 Each (On a Reel of 2400) (ex VAT)
₪ 2,358.72
₪ 0.983 Each (On a Reel of 2400) (inc. VAT)
2400
Stock information temporarily unavailable.
Please check again later.
Ideate. Create. Collaborate
JOIN FOR FREE
No hidden fees!
- Download and use our DesignSpark software for your PCB and 3D Mechanical designs
- View and contribute website content and forums
- Download 3D Models, Schematics and Footprints from more than a million products
Technical documents
Specifications
Brand
NexperiaLogic Function
AND
Mounting Type
Surface Mount
Number Of Elements
2
Number of Inputs per Gate
3
Schmitt Trigger Input
No
Package Type
TSSOP
Pin Count
14
Logic Family
LVC
Maximum Operating Supply Voltage
3.6 V
Maximum High Level Output Current
-24mA
Maximum Propagation Delay Time @ Maximum CL
7.2 ns @ 50 pF
Minimum Operating Supply Voltage
1.65 V
Maximum Low Level Output Current
24mA
Height
0.95mm
Width
4.5mm
Minimum Operating Temperature
-40 °C
Dimensions
5.1 x 4.5 x 0.95mm
Maximum Operating Temperature
+125 °C
Output Type
Single Ended
Propagation Delay Test Condition
50pF
Length
5.1mm
Country of Origin
Thailand
Product details
74LVC Family Logic Gates
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS
74LVC Family
Ideate. Create. Collaborate
JOIN FOR FREE
No hidden fees!
- Download and use our DesignSpark software for your PCB and 3D Mechanical designs
- View and contribute website content and forums
- Download 3D Models, Schematics and Footprints from more than a million products