Technical documents
Specifications
Brand
Texas InstrumentsLogic Family
LVC
Logic Function
D Type
Input Type
Single Ended
Output Signal Type
Differential
Triggering Type
Positive Edge
Polarity
Inverting, Non-Inverting
Mounting Type
Surface Mount
Package Type
VSSOP
Pin Count
8
Set/Reset
Yes
Number of Elements per Chip
1
Maximum Propagation Delay Time @ Maximum CL
7.2 ns @ 3.3 V
Maximum Operating Supply Voltage
5.5 V
Dimensions
2.3 x 2 x 0.85mm
Width
2mm
Minimum Operating Supply Voltage
1.65 V
Minimum Operating Temperature
-40 °C
Height
0.85mm
Propagation Delay Test Condition
50pF
Maximum Operating Temperature
+125 °C
Length
2.3mm
Product details
74LVC2G Family, Texas Instruments
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS
74LVC Family
Stock information temporarily unavailable.
Please check again later.
₪ 4.335
Each (Supplied on a Reel) (ex VAT)
₪ 5.072
Each (Supplied on a Reel) (inc VAT)
10
₪ 4.335
Each (Supplied on a Reel) (ex VAT)
₪ 5.072
Each (Supplied on a Reel) (inc VAT)
10
Buy in bulk
quantity | Unit price | Per Reel |
---|---|---|
10 - 40 | ₪ 4.335 | ₪ 43.35 |
50 - 90 | ₪ 3.566 | ₪ 35.66 |
100 - 190 | ₪ 3.09 | ₪ 30.90 |
200 - 390 | ₪ 2.573 | ₪ 25.73 |
400+ | ₪ 2.559 | ₪ 25.59 |
Technical documents
Specifications
Brand
Texas InstrumentsLogic Family
LVC
Logic Function
D Type
Input Type
Single Ended
Output Signal Type
Differential
Triggering Type
Positive Edge
Polarity
Inverting, Non-Inverting
Mounting Type
Surface Mount
Package Type
VSSOP
Pin Count
8
Set/Reset
Yes
Number of Elements per Chip
1
Maximum Propagation Delay Time @ Maximum CL
7.2 ns @ 3.3 V
Maximum Operating Supply Voltage
5.5 V
Dimensions
2.3 x 2 x 0.85mm
Width
2mm
Minimum Operating Supply Voltage
1.65 V
Minimum Operating Temperature
-40 °C
Height
0.85mm
Propagation Delay Test Condition
50pF
Maximum Operating Temperature
+125 °C
Length
2.3mm
Product details
74LVC2G Family, Texas Instruments
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS