Technical documents
Specifications
Brand
Texas InstrumentsLogic Family
LVC
Mounting Type
Surface Mount
Package Type
SOIC
Pin Count
14
Maximum High Level Output Current
-24mA
Maximum Low Level Output Current
24mA
Maximum Propagation Delay Time @ Maximum CL
5.3 ns @ 2.7 V
Dimensions
8.65 x 3.91 x 1.58mm
Maximum Operating Supply Voltage
3.6 V
Minimum Operating Supply Voltage
1.65 V
Propagation Delay Test Condition
50pF
Minimum Operating Temperature
-40 °C
Product details
74LVC Family Inverters & Buffers, Texas Instruments
Texas Instruments range of Inverters and Buffers from the 74LVC Family of Low-voltage CMOS Logic ICs. The 74LVC Family use silicon gate CMOS technology and is designed to operate at 3.3V, allowing a significant reduction in power consumption when compared to 5V systems.
Operating Voltage: 1.65 to 3.6V
5V tolerant inputs
Compatibility: Input LVTTL/TTL, Output LVCMOS
Latch-up performance exceeds 250 mA per JESD 17
ESD protection exceeds JESD 22
74LVC Family
Stock information temporarily unavailable.
Please check again later.
₪ 2.545
Each (In a Pack of 25) (ex VAT)
₪ 2.978
Each (In a Pack of 25) (inc VAT)
25
₪ 2.545
Each (In a Pack of 25) (ex VAT)
₪ 2.978
Each (In a Pack of 25) (inc VAT)
25
Buy in bulk
quantity | Unit price | Per Pack |
---|---|---|
25 - 100 | ₪ 2.545 | ₪ 63.63 |
125 - 475 | ₪ 1.398 | ₪ 34.96 |
500 - 1225 | ₪ 1.356 | ₪ 33.91 |
1250+ | ₪ 1.119 | ₪ 27.97 |
Technical documents
Specifications
Brand
Texas InstrumentsLogic Family
LVC
Mounting Type
Surface Mount
Package Type
SOIC
Pin Count
14
Maximum High Level Output Current
-24mA
Maximum Low Level Output Current
24mA
Maximum Propagation Delay Time @ Maximum CL
5.3 ns @ 2.7 V
Dimensions
8.65 x 3.91 x 1.58mm
Maximum Operating Supply Voltage
3.6 V
Minimum Operating Supply Voltage
1.65 V
Propagation Delay Test Condition
50pF
Minimum Operating Temperature
-40 °C
Product details
74LVC Family Inverters & Buffers, Texas Instruments
Texas Instruments range of Inverters and Buffers from the 74LVC Family of Low-voltage CMOS Logic ICs. The 74LVC Family use silicon gate CMOS technology and is designed to operate at 3.3V, allowing a significant reduction in power consumption when compared to 5V systems.
Operating Voltage: 1.65 to 3.6V
5V tolerant inputs
Compatibility: Input LVTTL/TTL, Output LVCMOS
Latch-up performance exceeds 250 mA per JESD 17
ESD protection exceeds JESD 22