Technical documents
Specifications
Brand
Texas InstrumentsLogic Family
LVT
Logic Function
Bus Transceiver
Number of Elements per Chip
2
Number of Channels per Chip
16
Polarity
Non-Inverting
Mounting Type
Surface Mount
Package Type
SSOP
Pin Count
48
Input Level
LVTTL
Output Level
LVTTL
Maximum High Level Output Current
-32mA
Maximum Low Level Output Current
64mA
Maximum Propagation Delay Time @ Maximum CL
2.8 ns @ 3.3 V
Height
2.59mm
Width
7.49mm
Minimum Operating Temperature
-40 °C
Dimensions
15.88 x 7.49 x 2.59mm
Minimum Operating Supply Voltage
2.7 V
Maximum Operating Temperature
+85 °C
Propagation Delay Test Condition
50pF
Length
15.88mm
Maximum Operating Supply Voltage
3.6 V
Product details
74LVTH Family, Texas Instruments
High Speed Low-Voltage BiCMOS logic
Operating Voltage: 2.7 to 3.6
Bus Hold feature on inputs eliminates need for large pull-ups
Compatibility: Input LVTTL/TTL, Output LVTTL
74LVTH Family
Stock information temporarily unavailable.
Please check again later.
₪ 8.39
Each (On a Reel of 1000) (ex VAT)
₪ 9.816
Each (On a Reel of 1000) (inc VAT)
1000
₪ 8.39
Each (On a Reel of 1000) (ex VAT)
₪ 9.816
Each (On a Reel of 1000) (inc VAT)
1000
Technical documents
Specifications
Brand
Texas InstrumentsLogic Family
LVT
Logic Function
Bus Transceiver
Number of Elements per Chip
2
Number of Channels per Chip
16
Polarity
Non-Inverting
Mounting Type
Surface Mount
Package Type
SSOP
Pin Count
48
Input Level
LVTTL
Output Level
LVTTL
Maximum High Level Output Current
-32mA
Maximum Low Level Output Current
64mA
Maximum Propagation Delay Time @ Maximum CL
2.8 ns @ 3.3 V
Height
2.59mm
Width
7.49mm
Minimum Operating Temperature
-40 °C
Dimensions
15.88 x 7.49 x 2.59mm
Minimum Operating Supply Voltage
2.7 V
Maximum Operating Temperature
+85 °C
Propagation Delay Test Condition
50pF
Length
15.88mm
Maximum Operating Supply Voltage
3.6 V
Product details
74LVTH Family, Texas Instruments
High Speed Low-Voltage BiCMOS logic
Operating Voltage: 2.7 to 3.6
Bus Hold feature on inputs eliminates need for large pull-ups
Compatibility: Input LVTTL/TTL, Output LVTTL