Technical documents
Specifications
Brand
ON SemiconductorLogic Function
Inverter
Output Type
Single Ended
Number of Elements per Chip
2
Schmitt Trigger Input
Yes
Maximum Propagation Delay Time @ Maximum CL
20.5 ns @ 50 pF
Maximum High Level Output Current
-8mA
Maximum Low Level Output Current
8mA
Mounting Type
Surface Mount
Package Type
UDFN
Pin Count
6
Dimensions
1.2 x 1 x 0.5mm
Maximum Operating Supply Voltage
5.5 V
Height
0.5mm
Minimum Operating Supply Voltage
1.65 V
Propagation Delay Test Condition
50pF
Minimum Operating Temperature
-55 °C
Maximum Operating Temperature
+125 °C
Length
1.2mm
Width
1mm
Product details
NLU Series, ON Semiconductor
Offering small package sizes, the NLU series from ON Semiconductors are a range of advanced CMOS high−speed non−inverting buffer. These CMOS logic gates provide protection when voltages of up to 7V are applied.
Low Power Dissipation
Power down protection provided on inputs
Balanced Propagation Delays
Ultra−Small Packages
NL Series Logic Family, ON Semiconductor
Stock information temporarily unavailable.
Please check again later.
₪ 1.496
Each (Supplied on a Reel) (ex VAT)
₪ 1.75
Each (Supplied on a Reel) (inc VAT)
25
₪ 1.496
Each (Supplied on a Reel) (ex VAT)
₪ 1.75
Each (Supplied on a Reel) (inc VAT)
25
Technical documents
Specifications
Brand
ON SemiconductorLogic Function
Inverter
Output Type
Single Ended
Number of Elements per Chip
2
Schmitt Trigger Input
Yes
Maximum Propagation Delay Time @ Maximum CL
20.5 ns @ 50 pF
Maximum High Level Output Current
-8mA
Maximum Low Level Output Current
8mA
Mounting Type
Surface Mount
Package Type
UDFN
Pin Count
6
Dimensions
1.2 x 1 x 0.5mm
Maximum Operating Supply Voltage
5.5 V
Height
0.5mm
Minimum Operating Supply Voltage
1.65 V
Propagation Delay Test Condition
50pF
Minimum Operating Temperature
-55 °C
Maximum Operating Temperature
+125 °C
Length
1.2mm
Width
1mm
Product details
NLU Series, ON Semiconductor
Offering small package sizes, the NLU series from ON Semiconductors are a range of advanced CMOS high−speed non−inverting buffer. These CMOS logic gates provide protection when voltages of up to 7V are applied.
Low Power Dissipation
Power down protection provided on inputs
Balanced Propagation Delays
Ultra−Small Packages