Technical documents
Specifications
Brand
Texas InstrumentsLogic Function
Inverter
Output Type
Single Ended
Number of Elements per Chip
2
Schmitt Trigger Input
No
Maximum Propagation Delay Time @ Maximum CL
6.3 ns @ 30 pF
Maximum High Level Output Current
-32mA
Maximum Low Level Output Current
32mA
Mounting Type
Surface Mount
Package Type
SOT-23
Pin Count
6
Logic Family
LVC
Dimensions
3.05 x 1.75 x 1.3mm
Height
1.3mm
Maximum Operating Supply Voltage
5.5 V
Width
1.75mm
Minimum Operating Supply Voltage
1.65 V
Propagation Delay Test Condition
30pF
Minimum Operating Temperature
-40 °C
Maximum Operating Temperature
+125 °C
Length
3.05mm
Product details
74LVC2G Family, Texas Instruments
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS
74LVC Family
Stock information temporarily unavailable.
Please check again later.
₪ 4.055
Each (In a Pack of 10) (ex VAT)
₪ 4.744
Each (In a Pack of 10) (inc VAT)
10
₪ 4.055
Each (In a Pack of 10) (ex VAT)
₪ 4.744
Each (In a Pack of 10) (inc VAT)
10
Buy in bulk
quantity | Unit price | Per Pack |
---|---|---|
10 - 40 | ₪ 4.055 | ₪ 40.55 |
50 - 90 | ₪ 3.16 | ₪ 31.60 |
100 - 240 | ₪ 2.517 | ₪ 25.17 |
250 - 990 | ₪ 2.293 | ₪ 22.93 |
1000+ | ₪ 2.07 | ₪ 20.70 |
Technical documents
Specifications
Brand
Texas InstrumentsLogic Function
Inverter
Output Type
Single Ended
Number of Elements per Chip
2
Schmitt Trigger Input
No
Maximum Propagation Delay Time @ Maximum CL
6.3 ns @ 30 pF
Maximum High Level Output Current
-32mA
Maximum Low Level Output Current
32mA
Mounting Type
Surface Mount
Package Type
SOT-23
Pin Count
6
Logic Family
LVC
Dimensions
3.05 x 1.75 x 1.3mm
Height
1.3mm
Maximum Operating Supply Voltage
5.5 V
Width
1.75mm
Minimum Operating Supply Voltage
1.65 V
Propagation Delay Test Condition
30pF
Minimum Operating Temperature
-40 °C
Maximum Operating Temperature
+125 °C
Length
3.05mm
Product details
74LVC2G Family, Texas Instruments
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS